(19) The Patent Office of the Japanese Government (JP)

(12) Published Unexamined Patent Application (A)

(11) Publication Number (Unexamined): Sho 59-208756

(51) International Patent Classification: H 01 L 23/12

21/56

23/48

Classification Symbol:

Office Order Number: 7357-5F

7738-5F

7357-5F

(43) Publication Date: November 27, 1984 (Showa 59)

Examination Claimed/Unclaimed: Unclaimed

Number of Inventions: 1

(Total 5 pages)

(54) Title of Invention: Production Method of Packaging for Semiconductor Equipment

(21) Application Number: Tokugansho 58-83188

(22) Application Date: May 12, 1983 (Showa 58)

(72) Inventor: Katsuhiko Akiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor: Tetsuo Ono

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor:

Yuji Kajiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(71) Applicant: Sony Corporation K.K.

7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(74) Representative: Masaru Tsuchiya (Lawyer), and two (2) other members

Detailed Descriptions:

1. Title of Invention:

Production Method of Packaging for Semiconductor Equipment

2. Scope of Patent Claims:

The production method of packaging for semiconductor equipment, which is characterized as

being equipped with semiconductor equipment on the substrate that is composed of such a

material that is possible for a selective etching, tying up the connecting wire with the above-

mentioned semiconductor equipment as well as putting together the external electrode parts of

the connecting wire with the extreme end of the external electrode parts of the above-mentioned

substrate, and resin molding all together the above-mentioned connecting wires on the above-

mentioned substrate, as well as removing etching from the above-mentioned substrate in the last

stage.

3. Detailed Descriptions of Invention:

Areas of Industrial Applications:

This invention is in regard to the production method of packaging for semiconductor

equipment.

The background technologies and their problems:

Conventionally, the so-called chip-carrier type packaging has been used widely as one of the methods for producing packaging on the printed substrate with high accuracy. This method is of a lead-less type packaging method, through which an electrode, which is being extended to the rear surface of the packaging, is connected directly to the conductor pattern on the printed substrate by soldering.

There are two (2) types of methods in this chip-carrier type packaging, namely, a ceramic type method and plastic type method. However, not only that the packaging made by the ceramic type method is expensive, but also it has such a disadvantage that a cracking and/or peeling might occur at the connections between the ceramics and above-mentioned soldering parts and/or the conductors, due to the

Tokugansho 59-208756 (2)

differences of their coefficient of thermal expansion during the temperature cycle, when soldered directly to the printed substrate. On the other hand, however, although the packaging by the plastic type method is less expensive, it also has such disadvantages that a heat dissipation capacity is being poor, as well as the shape itself is not suitable for the automation of the packaging.

In Fig. 1, the construction of this conventional plastic type chip-carrier packaging is shown. This packaging (1) is produced in such a way that by dropping a liquid epoxy resin from the above, onto the parts, after having connected both ends of the chip (4) and electrode (2) through a wire bonding method with small size wires (5) of Au, after setting the chip (4), which is

consisting of the semiconductor equipment, onto the printed substrate (3), on which the electrode (2) of copper film is being formed in advance.

At this packaging (1), the resin layer (6) and printed substrate (3) surround the chip (4). Since the heat resistance of these resin layer (6) and printed substrate (3) is relatively higher, the heat that is generated by the chip (4) while it is working cannot be removed effectively towards outside of the packaging (1). That is to say that, the heat dissipation characteristic of the packaging (1) is poor, and it is one of the disadvantages of this particular component. Moreover, when the liquid resin epoxy is dropped onto the parts from above, as mentioned previously, it is pretty difficult to control the small specific amount of liquid dropping at a higher speed with a constant manner, thus making it very difficult to handle the packaging (1) with an automated mode.

On the other hand, there is a packaging that is called as a tape-carrier type packaging, which is different from the chip-carrier type packaging. Compared with the conventional type of chip-carrier type packaging, this type of packaging has such an advantage that the unit can be made much smaller. However, it also has some other disadvantages as such that, the heat dissipation characteristic is poor, as the chip is totally covered by the resin layer, as well as it requires a special equipment as being employed with a tape.

The Objective of the Invention:

The objective of this invention is that, to provide a production method of packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, so that the above-mentioned conventional problems can possibly be solved.

The Outline of the Invention:

The production method of packaging for semiconductor equipment, which is related to this

invention is characterized as being equipped with semiconductor equipment on the substrate that is composed of such a material that is possible for a selective etching, tying up the connecting wire with the above-mentioned semiconductor equipment, as well as putting together the external electrode parts of the connecting wires with the extreme end of the external electrode parts of the above-mentioned substrate, and resin molding all together with the above-mentioned connecting wires on the above-mentioned substrate, as well as removing etching from the above-mentioned substrate in the last stage. By doing it this way, it is possible that to produce the lead-less type packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive way. The external electrode parts, which are mentioned above may be represented by the above-mentioned connecting wires, and/or may be separated from the above-mentioned connecting wires, and be connected to the above-mentioned connecting wires.

Implemented Examples:

In the following, the production method of packaging for semiconductor equipment, which is related to this invention is described by using some sketched diagrams based on the implemented examples.

Fig. $2A \sim 2D$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. In the following, the process is explained starting from Fig. 2A and in order.

First of all, in Fig. 2A, the Au layer (12) of thickness 1 $[\mu]$, Ni layer (13) of thickness 1 $[\mu]$, and Au layer (14) of thickness 3 $[\mu]$ are plated on top of the substrate (11) of Fe in order, and installed the chip connection part (16) and external electrode parts (17) (18), which are consisting of the chip (15) for the semiconductor equipment, onto the specific locations of the chip connection

part (11g) and external electrode connection parts (11h) (11i) on the above-mentioned substrate (11), respectively.

Tokugansho 59-208756 (3)

In Fig. 3, the plan view of the above-mentioned substrate (11), on which the process that is shown in Fig. 2A has been completed, is shown. Next, in Fig. 2B, after having installed the chip (15) onto the above-mentioned chip connection part (16), connect the chip (15) and above-mentioned external electrode parts (17) (18) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. Next, in Fig. 2C, in order to integrate the above-mentioned external electrode parts (17) (18), which are being installed on the substrate (11) that is shown in Fig. 2B, chip connection part (16), chip (15), and wire (19), establish the resin molding layer (20), which is composed of an epoxy, onto the above-mentioned substrate (11) by means of the well-known transfer-molding method. In this implemented example, the thickness "t" of the above-mentioned resin molding layer (20) has been set to 1 [mm].

Next, in Fig. 2C, only the Fe is etched selectively, however, the resin molding layer (20) and Au layer (12) are not etched practically by spray-etching from the back side (11a) of substrate (11) with such a solution like a ferric chloride (FeCl₃) for example, by which the etching can be avoided, so that the above-mentioned substrate (11) is removed, and that the lead-less type packaging (21) that is shown in Fig. 2D can be completed. Among the bottom surfaces of the Au layer (12), which were exposed by the previous etching, the external electrode parts (17) (18) at the bottom surface of the Au layer (12) turn out to be the external electrode surfaces (12b) (12c), and the bottom surface of the Au layer (12) at the chip connection part (16) turns out to be the

heat dissipation surface (12a).

When installing the packaging (21), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode surfaces (12b) (12c) that are shown in Fig. 2D can be connected directly to the conductor patterns on the printed substrate by soldering.

The above-mentioned heat dissipation surface (12a) in No. 1 Implemented Example turns out to be a heat dissipation surface for the heat that is generated by the chip (15) while it is working. Since the heat conductivity of a metal is extremely high, the heat that is generated by the chip (15) flows very quickly towards outside alongside the chip connection part (16), which is made of a metal, and removed effectively through the heat dissipation surface (12a). However, in order to remove the heat that is generated by the chip (15) more effectively, it is desirable that a part of the heat dissipation fins, which all together possess a broad surface area, is pushed to the above-mentioned heat dissipation surface (12a), so that the heat is removed through air cooling.

Since the packaging (21), which is explained in No. 1 Implemented Example, can be produced by such a simple process that is shown in Fig. 2A ~ 2D, the equipment which is being used for the conventional method can be utilized throughout the entire process. No only that, those special equipment which was mentioned previously and required for producing the chip-carrier type packaging is needed at here. Therefore, it is possible that to produce the lead-less type packaging (21) for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive ways. Moreover, in the above-mentioned No. Implemented Example, the transfer-molding method is employed as the method of forming the resin molding layer (20). This transfer-molding method will provide such an advantage that not only producing a reliable resin molding material, but also makes it possible

to produce the packaging in an automated manner, based on its easy molding automation and mass-production features.

In the above-mentioned No. 1 Implemented Example, just like the case that is shown in Fig. 2A, by slightly etching the upper surface of the substrate (11) with the previously mentioned FeCl₃ solution after having installed the chip connection part (16) and external electrode parts (17) (18), the undercut parts (11a) ~ (11f) can be formed on the substrate (11), which is under the chip connection part (16) and external electrode parts (17) (18), as shown in Fig. 4A, and the packaging (21) that is shown in Fig. 4B can be completed in the same method as shown in Fig. $2B \sim 2D$. In this way, since the above-mentioned undercut parts (11a) ~ (11f) can be formed at the bottom of the chip connection part (16) and external electrode parts (17) (18) by means of the etching, which was described previously, the protruded parts (20a) ~ (20f) can be formed with the resins filling up the parts. Therefore, the above-mentioned chip connection part (16) and external electrode parts (17) (18) are supported by these protruded parts (20a) ~ (20f) from the bottom subsequently, and that the chip connection part (16) and external electrode parts (17) (18) can be prevented from falling off from the resin-molding layer (20) while the packaging (21) is used.

Tokugansho 59-208756 (4)

Moreover, as the chip connection part (16) and external electrode parts (17) (18) are formed in such a way that not being protruded from the bottom surface of the resin molding layer (20), both of these chip connection part (16) and external electrode parts (17) (18) can be protected further.

Fig. 5A ~ 5C are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example. In the following, the process is explained starting from Fig. 5A and in order.

First of all, in Fig. 5A, after having sprayed the well-known photo-resist on to the top surface of the substrate (11), which is 35 [µ] thick and made of Cu, execute the specific patterning. Next, by using such a solution like a ferric chloride (FeCl₃) that is previously mentioned for example, and by which only the Cu can be selectively etched, the surface of the above-mentioned substrate (11) is slightly etched, so that the chip connecting part (11g) and external electrode connecting parts (11h) (11i) can be formed individually on the surface of the above-mentioned substrate (11). And, after having removed the above-mentioned photo-resist, connect the chip (15) to the abovementioned chip connecting part (11g) through the soldering layer (23), just as it was done in Fig. 5B for No.1 Implemented Example, and connect the chip (15) and above-mentioned external electrode parts (11h) (11i) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. In this implemented example, however, a larger diameter of wire than the one that was used for No. 1 Implemented Example was used, due to the reasons that would be explained later in this report. Next, establish the resin molding layer (20) on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. And, next complete the packaging (24) by removing the etching on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. The end part of wire (19), which was exposed by the previous etching turns out to be the external electrode parts (17) (18), and the bottom surface of the soldering layer (24) turns out to be the heat dissipation surface (23a).

When installing the packaging (24), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode parts (17) (18) that are shown in Fig. 5D can be connected directly to the conductor patterns on the printed substrate by soldering, the same way that was used for No. 1 Implemented Example. As it is clear now by

the above reasons, since the ends of the wire (19) are used as the external electrode parts (17) (18) in this implemented example, it is desirable to use the larger diameter of wire (19) as it was mentioned previously. The function of the heat dissipation surface (23a) is the same as it was for No. 1 Implemented Example.

The packaging (24) for the above-mentioned No. 2 Implemented Example is a little different from the packaging (21) for No. 1 Implemented Example, and the external electrode connection parts (11h) (11i), which were installed during the photo-resist and etching processes, are being connected directly to the wire (19), thus requiring no formations of the Au layer (12)(14) and Ni layer (13) that had been established for the packaging of No. 1 Implemented Example. The photo-resist and etching processes for the above case is much simpler compared with the plating process that was used for the packaging (21) for No. 1 Implemented Example. Also, by implementing this photo-resist and etching processes, the usage of such a precious metal like Au is going to be eliminated.

In the above-mentioned No. 1 and No. 2 Implemented Examples, it was mentioned with regard to a single chip to be installed at the single chip connection part and resin molding. However, based on this prototype idea, it is also possible to produce multiple numbers of packaging, all of which will have a single chip individually, at the same time, by installing multiple numbers of chip connection parts on a substrate, attaching multiple numbers of chips individually, resin molding in an integrated manner, and finally cut into the pieces. Furthermore, after having installed various kinds of chips and passive devices such as, condenser and resisters onto the substrate, and resin molding integrally, it is possible to produce the packaging that will have a various kind of functions, as well as the ones with highly integrated circuit element.

As the materials for the substrate for the above-mentioned No. 1 Implemented Example, it may

be another type of metal, such as Cu and the like, as long as the selective etching is possible, and by the same token, the materials for the substrate for the above-mentioned No. 2 Implemented Example, it may be some other type of metal, such as Fe and the like. Moreover, in the case of No. 1 Implemented Example, some other type of materials such as, polymidamide type resin can be used as well. In this case,

Tokugansho 59-208756 (5)

however, a mixture of hydrazine and ethylenediamine can be used as the etching liquid that was mentioned previously.

Effect of the Invention:

By the production method of packaging for semiconductor equipment, which is related to this invention, it is possible to produce the small size of packaging, which has a high heat dissipation capacity for the heat that is generated by the semiconductor equipment at the time of operation, as well as with more reliable capabilities, through an automated, relatively simple, and less expensive way.

4. Brief Descriptions for Sketched Diagrams

Fig. 1 shows the sectional view of chip-carrier type packaging construction of the conventional plastic type, and Fig. $2A \sim 2D$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. Fig. 3 shows the plan view of substrate on which the process that is shown in Fig. 2A has been completed, and Fig. 4A and 4E are showing the similar views as the previous Fig. $2A \sim 2D$, which are showing the deformed example of above-mentioned No. 1 Implemented Example. Fig. $5A \sim 5C$ are showing the process diagrams to explain the production

method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example.

And, in these diagrams, the following Item Numbers are representing;

Representatives for the applicant: Masaru Tsuchiya

Yoshio Tsunetsutsumi

Toshiki Sugiura

Fig. 1

Fig. 2A

Fig. 2B

Fig. 2C

Fig. 2D

Fig. 3

Fig. 4A

Fig. 4B

Fig. 5A

Fig. 5B

Fig. 5C

AFFIDAVIT

I, Hiroto Sasaki, translator for ALL LANGUAGES LTD, of Toronto, in	the Province of Ontario,
males and any	
make oath and say:	

- 1. I understand both the Japanese and the English languages;
- I have carefully compared the annexed translation from Japanese into English with the attached document of the Patent Office Japanese Government, publication date November 27, 1984;
- 3. The said translation, done by me, is, to the best of my knowledge and ability, a true and correct translation of the said document in every respect.

SWORN before me at the City of

Toronto, this 12th day

of July, A.D. 2000.

A Notary Public in and for the

Province of Ontario.

MAURICE PENZO, Wotsry Public City of Toronto, limited to the attest line of instruments and the taking of allic auto, for All Languages Ltd.

Expires Detember 12, 2001.

① 日本国特許厅 (JP)

砂特許出願公開

⑩公開特許公報(A)

昭59-208756

GUINT. Cl.3 H 01 L 23/12

識別記号

厅内堅理番号 7357—5 F 7738—5 F

7357-5F

每公開 昭和59年(1984)11月27日

発明の数 1 審査請求 未請求

(全 5 頁)

⊗半導体装置のパッケージの製造万法

21/56

23/48

€D115

頭 昭58-83188

@Ш

图58(1983)5月12日

72条 明 者

秋山克彦

東京郡品川区北品川6丁目7番

35号ソニー株式会社内

②発 明 者 小野鉄堆

東京都品川区北品川6丁目7番

35号ッニー株式会社内

心発 明 者 現山 本次

東京都品川区北品川6丁目7番

35号ソニー株式会社内

砂出 騒 人 ソニー株式会社

東京都品川区北品川6丁日7番

35号

心代 理 人 弁理士 土屋勝

外2名

明 湖 岩

1. 発蚓の名称

午身体を経のパングージの製造力法

2 分許治米の範囲

選択エッテング可能な材料から成る基板上に半 は体を置を取取し、設分用ワイヤを上記干め体設 はに透試すると共にこの変数用リイヤの外が収容 がこ上記基板の外が電低根板が位に設認し、次い で上記基板上において上記半導体製金及び上記型 は用ワイヤを一体に倒脂を一ルドし、しかる役上 配差板をエッテング数去することを特徴とする半 事体製像のパンケージの設立万氏。

並氷上の利用分野

a tradition for the first property and the fi

不発明は、半項体便政のパンケージの製造方式 K関する。

A以铰钉とその同温は

従来、ブリント基板上の火装せ近の高いパンケージとして、ナンブキャリアティブのパンケージが知られてい る。このパンケージはリートレス

メイブのバッケージで、パッケージの延函に引き 止されているハンダ付け可能は低低をブリント要 板の半体バッンに直接ハンダ付けして逆鉄するこ とにより実長を行うものである。

てのナップャヤリアタイプパッケーンドは、モッミックメイブとブラステンクタイプとがある。
モラミックタイプはパッケーや目体が低価である
はかりでなく、ブリント基板に直接が2と上型の行いた。
及び中にの間の感撃級であるというではが、からないがあるという利点を有しているが、また形状がパッケーシの
よが、 熱放散性が悪く、 また形状がパッケーシの
よめの目的に通していないという父母を有している。

このような交米のブラステックタイプのテンプ ャャリアタイプペンケージの構造を取り 近に示す。 このパンケージ(1)は、顕落製の電便(2)が予め形成 されているブリント基板(3)上に干身体転貨を構取

-249 -

Received Time

Jul. 7. 5:16PM

Print Time

Jul. 7. 5:19PM

するナップ(4)を収定し、ワイヤポンディンク氏により上記ナング(4)と上記な種(2)の一年とをALIの間 扱から成るワイヤ(5)で扱設した後、上万より抵状 のエポャン側脳を属下させて延化成形することに よつて作る。

このバッケージ(1)において、ナッブ(4)は陶暗層(6)とブリント 西板(3)とによつて囲まれている。これらの肉脂層(6)及びブリント 西板(3)の 感妊抗は共に大きいので、その動作時においてナップ(4)で発生する 為をバッケージ(1)の外部に効果的に放射することができない。即ち、このパッケージ(1)はなかないという欠点を有している。また上記のないのエポモン関語を両下することがほじて、位金の関語を一定な、しから高速で属下することがほじく、このたのにパッケージ(1)はバッケージの曳きの目物化に近していないという欠点を有している。

一万、上述のテップャイリアタイプバッケージ とは共なるパッケーシKテープキャリアタイプパ ッケーシがある。このタイプのパッケージは従来 のナップャイリアタイプパッケージよりもさらに

るくとができる。なお上記外郊を建即は上社及氏川ワイマ目がが独口でいてもよいし、上記接採用 リイマとは別に泳けられかつ上記扱設用タイマが 最終されているものでもよい。 炎路例

以下本記明に任る干格体を促のバッケージの設 立方社の共成例につき四点を発展しながら説明する。

本2A図~第2D図は不発明の第1を原例による半部外製造のパングージの製造方法を説明するための工程図である。以下第2A日から工程版に 支別する。

工丁県2A図において、早さつ5(μ)のFe 型の並収10の上に、早さ1(μ)の AU MO2、 以ら1(μ)の AU MO2、以ら1(μ)の Ni MO3を取びらる(μ)の AU MO3を取びよってして、中央体配理を存成するナップ吗の似れの叫及び外が低値部の18のそれぞれを上述を改成の所定のアップ報阻単位(11g) 及び外部監査 法統単位(11g) (11g) のそれぞれになける。 男2 A 以に示す工程終了後の上記を仮図の平面図で記

小杉化できるという利点を有するが、チンプが包 血層によつて完全に獲われているため 級 放 数 住が 良好でないこと、テープを用いているために 特殊 な安定が必要である等の久点を有している。 発明の目的

本発明は、上述の問題にかんがみ、結び散性が 及好でかつ信頼住の高い半海体袋質のパンケージ の製造万法を提供することを目的とする。 発明の数妥

本党別に深る半学体長全のパンケージの製在方法は、選択エッテング可能な材料から取る面板上に半学体装置を収置し、接換用ワイヤを上記干学体整理に接触すると共にこの登録用ワイヤの外部電話設備を上記を成の外部電話設備が立て、を受けて上記をは上において上記半導体変配及び上記を送用ワイヤを一体に資源セールドし、しかる役上記載でをエッチング数去するようにしている。このようにすることによつて、放放取住が及びでかつ信頼性の高いリードレスダイブのパッケージを、常促かつ安価な方紙によつて目動的に製造す

3 図に示す。女に乗2 B 図において、上配ナンブ 牧産が頃にナンプ頃を収置した後、ワイヤポンデ イング伝によつてこのチップ殴と上記外部電極で 切略とをそれぞれ Auの概録から放るワイヤ的で 痰 坂する。女に統2 C 図において、部2 B 図の 遊板 切の上に及けられた上記外部電極が明め、ナンブ 吸食が頃、チンブ吗及びワイヤ母を一体と する た めに、公知のトランスファーモールドは 優 形を)を用いて、エポキンから 成る何解モールド 屋切を上記郵板四上に形成する。 なお不終路り おいては、上記角曜モールド層のの厚さ t を 1

及に引えて図において、Fe のみを選択的にエンテングするが樹脂を一ルドは内及びAu Millistエンケングにないエンナングは、例えば延化部二級(FoCl。)搭板を用いて、砂板山の鉄面(11s)頃からスプレーエンナングすることにより、上記述板山を設定して、第20週に示すリードレングイブのベンケーン型を完成させる。上記エンナングによつて製田されたAu 層間の下面のうち外部

上述のようにして完成されたパッケージのをブリント進板上に突及する場合には、お2 D図に示す上紀外形成版画 (12b) (12c) をブリント基板上の将体パチンに低級ペンダ付けして級欲すればよい。

上述の第1 契約例の数放取面 (12s) は、その動作時においてテップ的から発生する熱の放取面となっている。 金属の熱伝毒能は非常に高いので、ナップ的から発生する熱は金属製のナップ収定がいる外方に向かつて迅速に吹れて、熱放数点 (12s) から放放されることによつて効果的に統否される。しかし、より効果的にテップ的の発生的を終去するためには、広い表面数を有する放為フィンの一部を上配熱放放面 (12s) に押し当てて空中により熱を放放させるのが好ましい。

上述のポーツ版例のペッケージ如は第2A図へ 第2D図に示すような簡単な工程によつて作ると

完成させることができる。このように上記のエッケングによつでナンブ製体翻り及び外部電感部のはの下部に上応アンダーカント部(11a)~(11t)が形成されるので、これらの部分に初始が回り込んで失出部(20a)~(20f)が形成される。 従ってこれらの次的部(20a)~(20f)によつて上記テンプシにかいないとに外部電極部の間が下方から保持されるので、上記テンプ政策が自及び上に外部電極部の間がペンケージの使用時においては指モールト階回から抜け口でしまうのをいますることのできるという利点がある。さらにナンブは監事時及び外渉を確認の間が適断モールト周四の下回から失出することなく形成されるの

お5人四一点5 C四は不発射のお2 実施別による中央体及近のバングージの製造万法を設明するための工程過である。以下ボ5人当から工程点に設切する。

で、これらのナンプ収置の収及び外別を極利的で

全水油するくとができるという利众もある。

まず#5 A凶において、炒さら5 (*)のCu

とができるばかりでなく、全ての製造工程に従来から用いられている後世を用いることができるので、アーブキャリアタイプのパックージにおいてめ近江の存在な優が不安である。につて、個値かつ安価な方法によりベッケーシ四を製造である。すらに上述の群としてトランなっている。ではは任の高い倒聞到止ができるだかりでなった。そールドの破破化、全変化が容るという利点を有している。

なお上述の承1支施例において、減2A凶に示す場合と同様にナップ収益部の及び外部電極部の 場を設けた後に、基度のの上面を反送の BeC4。 格 依を用いて値かにエッテングすることにより、前 4A囚に示すようにナップ収置的吸及び外部電極 部の場の下部の基板叫にアンダーカット部(11a) ~(11f)を形成し、次に第2B四~第2D凶と同 様な万氏によつて第4B因に示すパンケーシ四を

段の巫仮叫の上面に公知のフォトレンストを座布 した登化所定のパターンニングを行う。ないでCu のみを選択的にエッチングするエッテング及、例 えば既还のFoCL。合板を用いて上記蓋板Wの次面 を低かにエンチングすることによつて、上記器板 1Dの表面にチンプ戦性部位 (11g) 及び外部軍艦派 込地位(11a)(11i)をそれぞれを双する。上たっ オトレジストを除去した後にお5B凶において、 ポー矢柏剣と同僚化、上記チップ教授部位(11g) にハンダ盾四を介してチンプのを収載した伏、ワ イイポンディング伝によつてくのチッグ以と上記 外部電弧波器位(11h)(11i)とをそれぞれ AKの 21日記から広るワイヤ四で欲記する。なお本火風切 にむいては、公丞の延由により、书1退ね何で用 いたワイヤよりも後の大さいワイヤを用いた。火 に称り通路例と同様に個別モールドルので上記器 低山上に形成する。 久に上記芸仮口を現 1 変距的 と问ばな万矢でエッチング除去してパッケージ叫 を発尿させる。上記エンナンダにより延出された ワイヤロの異数が外部値をWindeとなり、またへ

ンプは四の下面が熱放散面 (23x) となる。

上本のようにして矢瓜されたパンケージ級をブリントを収上に突転する場合には、第1 米死的と 川外に、第5 C図に示す上記外部電極部の場をブリントを収上のみばパナンに直弦ハング付けして 後辺すればよい。このことから明らかなように、 本来的別にないではタイヤ時のな部をそのまま外部電性部の地として用いるために、タイヤ時のほどに述のように大きくするのが好ましい。 はお無 放牧品 (234) の母配は第1 天聴物と同様である。

上述の以2次節例のパンケージ間は、第1次時間のパンケージ間と異なつで、フォトレジスト工候及びエンナング工程によつで基故間に放けられた外が進程を決める(11m) (11m) にワイヤ間を依依続するようにしているので、那1次筋例のパンケージ間におけるAu 厳ロ間及びNi 原明をお仮する必必がない。上配のフォトレジスト工程及びエンナング工程よりもさらに簡便である。またこれらのフォトレジスト工程及びエンナング工程

脚を用いることも列融である。Cの場合には以近 のエノナンダルとしては、エドラブンとエナレン ジアミンとの吐合省を用いればよい。

強明の効果

本党明に保る平地体を選めパンケージの製造万 ただまれば、その面作時において半等体を置から 急性する然の放散性が良好でありかつ個粒性が高 い小形のパンケージを、値めて関便かつ安値な方。 佐によつて自動的に製造することができる。

4 四回の初年な過期

現1 四は従来のブランチンクタインのチンブキャリアタイプパンケーンの称当を示す断面図。 起こ人間~称2 D四は不定則の第1 英誌的によらでの体状穴のパング・シの変だ万氏を説明するための上が図、流 3 四は上記4 2 A四に示す工程終了 他の人表の平向回、司 4 A四及び 4 4 8 四は上記 2 1 2 A回~ま 2 D回と回係な回、よう A回~ま 5 C回は本元明の第2 2 M回による千分年返収のパンケーシの製在万法を説明するたのの工任回である。

を用いることにより、AL 等の賃金属を用いる 必要がなくなるという利点がある。

上述の# 1 英雄例の芸板の材料は選択エンテンクが可能であればCa 等の他の金属であつてもよく、また第 2 実施例の芸板の材料も Fo 等の他の金属であつてもよい。第 1 英雄例においてはまらに金属以外の材料、例えばポリイミドアミド系数

なお図面に用いた芥号において、

(1121/2000 ... バンケーシ

15)は … ワイマ

01 ... 上板

(170)(11.) 外部工证证依据以

unus 外的U框面


01 …… い 組成モールド燈


である。


代连人士氏 粉 化连 牙 奶


BEST AVAILABLE COPY


特局959-208756(5)











第5A凶